Abstract. Gate and drain current noise investigations are performed on nMOS transistors with HfO 2 gate oxides. The drain noise magnitude allows extraction of the slow oxide trap density N t (E F ) ranging from 3 to 7 10 19 eV -1 cm -3 . These values are about 50 times higher than for SiO 2 dielectrics. The 1/f gate current noise component is a quadratic function of the gate leakage current. The gate noise parameter K GC is about 2 10 -17 m 2 , whereas, for SiO 2 dielectrics this gate noise figure of merit is about 10 -19 m 2 .
INTRODUCTION
The improvement of speed and chip shrinkage of integrated circuits are achieved by scaling down the thickness of the SiO 2 gate dielectric. However, as oxide thickness is reduced, SiO 2 reaches its ultimate scaling limit such as high tunnelling current and reliability concerns. In order to attenuate this gate current, high-k dielectrics are candidates to replace SiO 2 . Various high-k dielectrics have been reported such as HfO 2 , ZrO 2 , Al 2 O 3 , Ta 2 O 5 . HfO 2 gated transistors have shown very encouraging gate leakage reduction, but they present a degraded mobility when non strained Si MOSFETs with a high-k dielectric are achieved [1] . Moreover, instabilities of threshold voltage due to lack of oxygen are observed. The low mobility value is often linked to a high density of traps located in the bulk or at the interface. The interface trap density can be extracted by charge pumping analysis or by 1/f noise measurements. However, the involved traps are not the same. In the first case, fast trap density is extracted, whereas in the second case, slow trap density is extracted. In this contribution, we present gate and drain current noise investigations performed on nMOS transistors with HfO 2 gate oxide and low EOT value.
DEVICES UNDER TEST
The high-K stack consists of a 8Å-thick HfSiO x capping layer on a 30Å thick HfO 2 deposited on 10Å interfacial oxide giving a 14Å EOT. A NH 3 post deposition anneal at 800°C has been used to suppress the interfacial layer growth during the process. The gate electrode is poly-silicon. The transistors have individual gate and drain electrodes. Devices under test had a width W= 10 µm and a length L between 0.18 to 10 µm.
As shown figure 1, high-k oxide allows reduction of the gate leakage current of 3 decades with respect to the SiO 2 reference with same EOT. However, the mobility is degraded, partly explained by the nitrogen incorporation into the High-K and interfacial oxides layers, the obtained mobility is around 55 cm²V -1 s -1 , while for the SiO 2 reference the mobility is around 190 cm²V -1 s -1 .
NOISE INVESTIGATIONS AND DISCUSSION
Gate current and drain current noise measurements have been performed. Concerning drain noise spectra, the main component was 1/f noise, whereas concerning gate noise spectra Lorentzian component associated to Random Telegraph Signal (R.T.S) fluctuations and 1/f component were observed. In this paper we focus our investigations on 1/f noise.
Drain Current noise
To deduce noise figure of merit drain current noise measurements have been performed at V DS = 25 mV and V GS varying up to 1.2 V, i.e. from weak to strong inversion. Figure 2 shows the variations of the normalised drain current noise 
In figure 2 , we have also reported the evolutions of normalised drain current noise obtained in SiO 2 reference n-MOS devices with same EOT. It appears clearly that high-k devices are more noisy. The slow oxide trap density, which is used as figure of merit, has been extracted. We obtain N t (E F ) between 3 and 7 10 19 eV -1 cm -3 which is about 50 times higher than for SiO 2 dielectrics (see figure 3) , but in the same range than results found by Simoen et al. [4] in HfO 2 devices with EOT of 2 nm. Simoen et al. [5] have reported a correlation between the increase of trap density and mobility degradation. Our results confirm that the low mobility values obtained for high-K devices is linked to the high magnitude of trap density.
Gate Current noise
Gate current noise measurements have been performed at V DS = 25 mV and 1V for different V GS values. The associated typical spectra are reported figures 4 and 5,
respectively. An accurate I-V study shown that at V DS =25 mV, the gate current is predominantly a leakage current flowing between gate and channel, I gc . Whereas, at V DS =1 V, the gate current is predominantly leakage current flowing between drain overlap and gate ( I gd0 ) for V GS <0.6V and gate to channel current for V GS >0.6 V (see figure 6 ). As shown figure 4, at V DS =25 mV, the low frequency noise is mainly 1/f. Whereas, at V DS =1 V and V GS <0.6V we observe mainly Lorentzian components associated to R.T.S fluctuations (see figure 5) .
Concerning gate to channel current noise, the 1/f component is a quadratic function of the gate leakage current following the law :
We obtain K GC about 2 10 -17 m 2 for high-k, whereas for SiO 2 reference with same EOT this gate noise figure of merit is about 10 -19 m 2 . Concerning measurements at V DS =1 V, it appears clearly that the noise associated to off-gate current (V GS =0V) is two decade higher than the one associated to on-gate current (V GS =1.2V) (figure 5). The on-gate current noise is always lower than gate to drain overlap current noise, even when this gate to drain overlap current is lower than on-gate current (figures 5 and 6).
CONCLUSIONS
Gate current noise and drain current noise in HfO 2 gated nMOS transistors have been studied.
Drain noise measurements were performed at V DS =25 mV from weak to strong inversion. Noise levels variations agree with the carrier number fluctuation theory. The oxide trap density N t (E F ) was found 50 times higher than for SiO 2 dielectrics.
Gate noise measurements were performed at V DS =25 mV and 1 V. Two paths are well drawn. One between the gate and the channel and one between the gate and the drain region. For gate to channel current 1/f noise is observed, and noise levels variations follow a quadratic current variation inversely proportional to the gate area, characterised by flicker noise parameter K GC . This parameter was found to be in the order of 2 10 -17 m 2 which is two order of magnitude higher than for SiO 2 dielectrics. For gate to drain overlap current mainly R.T.S noise is observed. The gate noise at I off state(V GS =0V,V DS =1V) was higher than the gate noise at I on state (V GS =1V,V DS =1V). 
